Design, simulation and hardware validation of a low-cost CLMS echo canceling system

Research output: Chapter in Book/Report/Conference proceedingConference contributionpeer-review

4 Citations (Scopus)

Abstract

This paper presents the design, simulation and performance of a low-cost echo canceler for its application to on-channel repeaters in single frequency DVB-T networks. In these devices an echo canceler is required in order to avoid the coupling echoes produced between transmission and reception antennas. The designed echo canceler is based on an adaptive FIR Alter where a correlation-based LMS algorithm (namely, CLMS) is used for updating the set of complex coefficients under a Minimum Squared Error (MSE) criteria. The implemented prototype includes an Analog Devices floating-point DSP and a Virtex II Pro FPGA core. Computer simulation results and the registered in-lab measurements of the prototype verify that our approach shows surprisingly satisfactory echo attenuation capabilities at a minimal computational cost.

Original languageEnglish
Title of host publication2009 Joint IEEE North-East Workshop on Circuits and Systems and TAISA Conference, NEWCAS-TAISA '09
DOIs
Publication statusPublished - 2009
Event2009 Joint IEEE North-East Workshop on Circuits and Systems and TAISA Conference, NEWCAS-TAISA '09 - Toulouse, France
Duration: 28 Jun 20091 Jul 2009

Publication series

Name2009 Joint IEEE North-East Workshop on Circuits and Systems and TAISA Conference, NEWCAS-TAISA '09

Conference

Conference2009 Joint IEEE North-East Workshop on Circuits and Systems and TAISA Conference, NEWCAS-TAISA '09
Country/TerritoryFrance
CityToulouse
Period28/06/091/07/09

Fingerprint

Dive into the research topics of 'Design, simulation and hardware validation of a low-cost CLMS echo canceling system'. Together they form a unique fingerprint.

Cite this